✦ LIBER ✦

Analysis of selection methodologies for combinatorial library design

✍ Scribed by Rosalia Pascual; José I. Borrell; Jordi Teixidó

Book ID: 111600716
Publisher: Springer
Year: 2000
Tongue: English
Weight: 372 KB
Volume: 6
Category: Article
ISSN: 1381-1991
DOI: 10.1023/b:modi.0000006836.76687.8b

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and Analysis of a Combinatorial L

Design and Analysis of a Combinatorial Library of HEPT Analogues: Comparison of Selection Methodologies and Inspection of the Actually Covered Chemical Space.

✍ Rosalia Pascual; Marta Mateu; Johann Gasteiger; Jose I. Borrell; Jordi Teixido 📂 Article 📅 2003 🏛 John Wiley and Sons ⚖ 53 KB

Design and Analysis of a Combinatorial L

Design and Analysis of a Combinatorial Library of HEPT Analogues: Comparison of Selection Methodologies and Inspection of the Actually Covered Chemical Space

✍ Pascual, R.; Mateu, M.; Gasteiger, J.; Borrell, J.I.; Teixido, J. 📂 Article 📅 2002 🏛 American Chemical Society 🌐 English ⚖ 102 KB

OptDesign: Extending Optimizable k-Dissi

OptDesign: Extending Optimizable k-Dissimilarity Selection to Combinatorial Library Design.

✍ Robert D. Clark; Julia Kar; Lakshmi Akella; Farhad Soltanshahi 📂 Article 📅 2003 🏛 John Wiley and Sons ⚖ 50 KB

OptDesign: Extending Optimizable k-Dissi

OptDesign: Extending Optimizable k-Dissimilarity Selection to Combinatorial Library Design

✍ Clark, R.D.; Kar, J.; Akella, L.; Soltanshahi, F. 📂 Article 📅 2003 🏛 American Chemical Society 🌐 English ⚖ 262 KB

Designing combinatorial libraries for dr

Designing combinatorial libraries for drug discovery

✍ Victor S Lobanov 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 21 KB

Combinatorial cell design for CMOS libra

Combinatorial cell design for CMOS libraries

✍ Frederik Beeftink; Prabhakar Kudva; David S. Kung; Ruchir Puri; Leon Stok 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 611 KB

This paper presents a methodology for designing primitive gates in a CMOS standard cell library. The topological design space of the gates is restricted to varying the p-to n-fet width ratio and the optimal ratio is determined analytically. With topology thus "xed, gate size selection is performed a