𝔖 Bobbio Scriptorium
✦   LIBER   ✦

An improved Elmore delay model for VLSI interconnects

✍ Scribed by Mutlu Avci; Serhan Yamacli

Publisher
Elsevier Science
Year
2010
Tongue
English
Weight
512 KB
Volume
51
Category
Article
ISSN
0895-7177

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Delay fault models for VLSI circuits
Delay fault models for VLSI circuits
✍ Irith Pomeranz; Sudhakar M Reddy πŸ“‚ Article πŸ“… 1998 πŸ› Elsevier Science 🌐 English βš– 218 KB

State-of-the-art technologies for VLSI circuits give rise to various defect mechanisms that may cause a circuit to fail when operated at its designated speed of operation. Such defects are conventionally modeled by delay faults. In this paper, we review delay fault models used for circuits described

An efficient numerical scheme for fast p
An efficient numerical scheme for fast parameter calculation of VLSI interconnection
✍ Yang Zhao; Yun-Yi Wang πŸ“‚ Article πŸ“… 1997 πŸ› John Wiley and Sons 🌐 English βš– 84 KB πŸ‘ 2 views

This letter proposes the substructure-front S-F technique in conjunction with the geometry-independent measured equation of ( ) in¨ariance GIMEI for fast parameter extraction of a multilayer and ( ) multiconductor interconnect based on the finite-element method FEM for VLSI circuit analysis. Results