✦ LIBER ✦

An Equivalence-Checking Method for Scheduling Verification in High-Level Synthesis

✍ Scribed by Chandan Karfa; Sarkar, D.; Mandal, C.; Kumar, P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Functional Equivalence Verification Tool

✍ Mathur, A.; Fujita, M.; Clarke, E.; Urard, P. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 653 KB

Lower bound estimation of hardware resou

✍ Zhaoxuan Shen; Ching Chuen Jong 📂 Article 📅 2002 🏛 Springer 🌐 English ⚖ 941 KB

MPT-based branch-and-bound strategy for

✍ Hsiao, P.-Y.; Wu, G.-M.; Su, J.Y. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 657 KB

Integrated scheduling, allocation and mo

✍ Ahmad, I.; Dhodhi, M.K.; Chen, C.Y.R. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 541 KB

Integrated scheduling, allocation and mo

✍ Ahmad, I.; Dhodhi, M.K.; Chen, C.Y.R. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 541 KB

[Lecture Notes in Computer Science] Auto

✍ Namjoshi, Kedar S.; Yoneda, Tomohiro; Higashino, Teruo; Okamura, Yoshio 📂 Article 📅 2007 🏛 Springer Berlin Heidelberg ⚖ 305 KB