✦ LIBER ✦

An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

✍ Scribed by Shrutisagar Chandrasekaran; Abbes Amira; Shi Minghua; Amine Bermak

Book ID: 107391278
Publisher: Springer-Verlag
Year: 2008
Tongue: English
Weight: 735 KB
Volume: 3
Category: Article
ISSN: 1861-8200
DOI: 10.1007/s11554-008-0081-1

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An Efficient VLSI Architecture for Lifti

An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform

✍ Wei Zhang; Zhe Jiang; Zhiyu Gao; Yanyan Liu 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 174 KB

Recursive algorithm, architectures and F

Recursive algorithm, architectures and FPGA implementation of the two-dimensional discrete cosine transform

✍ An, S.; Wang, C. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 195 KB

Efficient VLSI architectures for fast co

Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse

✍ Ching-Hsien Chang; Chin-Liang Wang; Yu-Tai Chang 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 952 KB

A new VLSI algorithm and architecture fo

A new VLSI algorithm and architecture for the hardware implementation of type IV discrete cosine transform using a pseudo-band correlation structure

✍ Chiper, Doru 📂 Article 📅 2011 🏛 De Gruyter Open Sp. z o.o. 🌐 English ⚖ 403 KB

An efficient implementation of the finit

An efficient implementation of the finite-element time-domain algorithm on parallel computers using a finite-element tearing and interconnecting algorithm

✍ Umesh D. Navsariwala; Stephen D. Gedney 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 135 KB 👁 3 views

An efficient algorithm for implementing the finite-element ( ) time-domain FETD method on parallel computers is presented. An unconditionally stable implicit FETD algorithm is combined with the ( ) finite-element tearing and interconnecting FETI method. This domain decomposition algorithm con¨erges

An Efficient Pipeline Architecture and M

An Efficient Pipeline Architecture and Memory Bit-Width Analysis for Discrete Wavelet Transform of the 9/7 Filter for JPEG 2000

✍ Chung-Fu Lin; Pei-Kung Huang; Bing-Fei Wu 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 249 KB