✦ LIBER ✦

An architecture for an ASN.1 encoder/decoder

✍ Scribed by F Caneschi; E Merelli

Book ID: 103620442
Publisher: Elsevier Science
Year: 1987
Tongue: English
Weight: 528 KB
Volume: 14
Category: Article
ISSN: 0169-7552
DOI: 10.1016/0169-7552(87)90068-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An area-efficient VLSI architecture of a

An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs

✍ Sunghoon Kwon; Hyunchul Shin 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 721 KB

An Energy Efficient Layered Decoding Arc

An Energy Efficient Layered Decoding Architecture for LDPC Decoder

✍ Jie Jin; Chi-ying Tsui 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 514 KB

An area efficient DCT architecture for M

An area efficient DCT architecture for MPEG-2 video encoder

✍ Kyeounsoo Kim; Jong-Seog Koh 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 576 KB

ASN_EZE: An Analgesic for Writers of ASN

ASN_EZE: An Analgesic for Writers of ASN.1 Applications

✍ CHARLES W. GARDINER 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 643 KB

Many programmers find that the logical structure of data defined in A S N . ~ is simple enough, but the physical representation requires painfully careful attention to lots of detail. ASN. 1 'compilers' which we had used required a programmer to know the intricacies of both Am.1 and the generated co

An efficient VLSI architecture for CBAC

An efficient VLSI architecture for CBAC of AVS HDTV decoder

✍ Junhao Zheng; Wen Gao; David Wu; Don Xie 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 559 KB

An efficient VLSI architecture of VLD fo

An efficient VLSI architecture of VLD for AVS HDTV decoder

✍ Bin Sheng; Wen Gao; Don Xie; Di Wu 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 221 KB