𝔖 Bobbio Scriptorium

✦ LIBER ✦

An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping

✍ Scribed by Aditya Bansal; Bipul C. Paul; Kaushik Roy

Book ID: 117907733
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 348 KB
Volume: 25
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2006.882489

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Requirements for finite element model ge

Requirements for finite element model generation from CAD data—An approach using numerical conformal mapping

✍ W.D. Rolph III 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 651 KB

An analytical a-Si:H TFT DC/capacitance

An analytical a-Si:H TFT DC/capacitance model using an effective temperature approach for deriving a switching time model for an inverter circuit considering deep and tail states

✍ Shiao-Shien Chen; Kuo, J.B. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 779 KB

[IEEE 2003 IEEE Ultrasonics Symposium -

[IEEE 2003 IEEE Ultrasonics Symposium - Honolulu, HI, USA (5-8 Oct. 2003)] IEEE Symposium on Ultrasonics, 2003 - Simulation of capacitive micromachined ultrasonic transducers (cMUT) for low frequencies and silicon condenser microphones using an analytical model

✍ Junge, S.; Tebje, L.; Buhrdorf, A.; Benecke, W. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 183 KB