𝔖 Bobbio Scriptorium

✦ LIBER ✦

An analysis of interconnect delay minimization by low-voltage repeater insertion

✍ Scribed by Rajeevan Chandel; S. Sarkar; R.P. Agarwal

Book ID: 104051281
Publisher: Elsevier Science
Year: 2007
Tongue: English
Weight: 245 KB
Volume: 38
Category: Article
ISSN: 0026-2692
DOI: 10.1016/j.mejo.2006.11.022

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay analysis of a single voltage‐scale

Delay analysis of a single voltage‐scaled‐repeater driven long interconnect

✍ Chandel, Rajeevan; Sarkar, S.; Agarwal, R.P. 📂 Article 📅 2005 🏛 Emerald Group Publishing Limited 🌐 English ⚖ 219 KB

[IEEE 2011 IEEE Electrical Design of Adv

[IEEE 2011 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) - Hanzhou (2011.12.12-2011.12.14)] 2011 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) - Optimum repeater insertion to minimize the propagation delay into 32nm RLC interconnect

✍ Deschacht, D. 📂 Article 📅 2011 🏛 IEEE ⚖ 874 KB

[IEEE Canadian Conference on Electrical

[IEEE Canadian Conference on Electrical and Computer Engineering 2004 - Niagara Falls, Ont., Canada (2-5 May 2004)] Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513) - An overview of low-voltage VCO delay cells and a worst-case analysis of supply noise sensitivity

✍ Ei-Hage, M.; Fei Yuan, 📂 Article 📅 2004 🏛 IEEE ⚖ 359 KB