✦ LIBER ✦
An 86 K component bipolar VLSI masterslice with a 290-ps loaded gate delay
✍ Scribed by Suzuki, M.; Hirata, M.; Ito, Y.
- Book ID
- 119798666
- Publisher
- IEEE
- Year
- 1987
- Tongue
- English
- Weight
- 1023 KB
- Volume
- 22
- Category
- Article
- ISSN
- 0018-9200
No coin nor oath required. For personal study only.