𝔖 Bobbio Scriptorium

✦ LIBER ✦

An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit

✍ Scribed by Shan Jiang, ;Manh Anh Do, ;Kiat Seng Yeo, ;Wei Meng Lim,

Book ID: 121319706
Publisher: Institute of Electrical and Electronics Engineers
Year: 2008
Tongue: English
Weight: 986 KB
Volume: 55
Category: Article
ISSN: 1549-8328
DOI: 10.1109/TCSI.2008.916613

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2010 IEEE International Symposium

[IEEE 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010 - Paris, France (2010.05.30-2010.06.2)] Proceedings of 2010 IEEE International Symposium on Circuits and Systems - A 10-bit 300MSample/s pipelined ADC using time-interleaved SAR ADC for front-end stages

✍ Kim, Young-Hwa; Lee, Jaewon; Cho, SeongHwan 📂 Article 📅 2010 🏛 IEEE ⚖ 306 KB

[IEEE 2012 IEEE International Symposium

[IEEE 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012 - Seoul, Korea (South) (2012.05.20-2012.05.23)] 2012 IEEE International Symposium on Circuits and Systems - A 12-bit, 270MS/s pipelined ADC with SHA-eliminating front end

✍ Wang, Xuan; Yang, Changyi; Zhao, Xiaoxiao; Wu, Chao; Li, Fule; Wang, Zhihua; Wu, 📂 Article 📅 2012 🏛 IEEE ⚖ 735 KB

[IEEE 2000 IEEE International Solid-Stat

[IEEE 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (7-9 Feb. 2000)] 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056) - An 8b 80MSample/s pipelined ADC with background calibration

✍ Jun Ming, ; Lewis, S.H. 📂 Article 📅 2000 🏛 IEEE ⚖ 138 KB