𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

Algorithmic aspects of VLSI layout

✍ Scribed by Majid Sarrafzadeh; Der-Tsai Lee


Publisher
World Scientific
Year
1993
Tongue
English
Leaves
405
Series
Lecture notes series on computing, v. 2
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


Discussing algorithmic aspects of VLSI layout, this text includes coverage of: issues in timing driven layout; LP formulation of global routeing and placement; Stockmeyer's floorplan optimization technique; the Manhattan and knock-knee routeing modes; and parallel algorithms for placement


πŸ“œ SIMILAR VOLUMES


Algorithmic Aspects of VlLSI Layout
✍ Majid Sarrafzadeh πŸ“‚ Library πŸ“… 1994 πŸ› World Scientific 🌐 English

Discussing algorithmic aspects of VLSI layout, this text includes coverage of: issues in timing driven layout; LP formulation of global routeing and placement; Stockmeyer's floorplan optimization technique; the Manhattan and knock-knee routeing modes; and parallel algorithms for placement.

Algorithms and Techniques for VLSI Layou
✍ Dwight Hill, Don Shugard, John Fishburn, Kurt Keutzer (auth.) πŸ“‚ Library πŸ“… 1988 πŸ› Springer US 🌐 English

<p>This book describes a system of VLSI layout tools called IDA which stands for "Integrated Design Aides. " It is not a main-line production CAD environment, but neither is it a paper tool. Rather, IDA is an experimental environment that serves to test out CAD ideas in the crucible of real chip des

Layout Optimization in VLSI Design
✍ Hung-Ming Chen, Martin D. F. Wong, Hai Zhou (auth.), Bing Lu, Ding-Zhu Du, Sachi πŸ“‚ Library πŸ“… 2001 πŸ› Springer US 🌐 English

<p>Introduction The exponential scaling of feature sizes in semiconductor technologies has side-effects on layout optimization, related to effects such as interΒ­ connect delay, noise and crosstalk, signal integrity, parasitics effects, and power dissipation, that invalidate the assumptions that form