𝔖 Bobbio Scriptorium

✦ LIBER ✦

Algorithm and architecture for a Galois field multiplicative arithmetic processor

✍ Scribed by Popovici, E.M.; Fitzpatrick, P.

Book ID: 114637472
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 323 KB
Volume: 49
Category: Article
ISSN: 0018-9448
DOI: 10.1109/tit.2003.820026

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Algorithms and architectures for a flexi

Algorithms and architectures for a flexible elliptic curve cryptography processor

✍ Kerins, T.; Marnane, W. P.; Popovici, E. M. 📂 Article 📅 2006 🏛 Taylor and Francis Group 🌐 English ⚖ 556 KB

[IEEE 2012 IEEE 42nd International Sympo

[IEEE 2012 IEEE 42nd International Symposium on Multiple-Valued Logic (ISMVL) - Victoria, BC (2012.05.14-2012.05.16)] 2012 IEEE 42nd International Symposium on Multiple-Valued Logic - Formal Design of Multiple-Valued Arithmetic Algorithms over Galois Fields and Its Application to Cryptographic Processor

✍ Homma, N.; Saito, K.; Aoki, T. 📂 Article 📅 2012 🏛 IEEE ⚖ 351 KB

[Lecture Notes in Computer Science] Sele

[Lecture Notes in Computer Science] Selected Areas in Cryptography Volume 3006 || Generic Efficient Arithmetic Algorithms for PAFFs (Processor Adequate Finite Fields) and Related Algebraic Structures

✍ Matsui, Mitsuru; Zuccherato, Robert J. 📂 Article 📅 2004 🏛 Springer Berlin Heidelberg ⚖ 268 KB

[IEEE Comput. Soc IEEE International Con

[IEEE Comput. Soc IEEE International Conference on Application- Specific Systems, Architectures, and Processors - San Jose, CA, USA (17-19 July 2002)] Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors - A novel pipelined threads architecture for AES encryption algorithm

✍ Alam, M.; Badawy, W.; Jullien, G. 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 256 KB

[IEEE Comput. Soc International Symposiu

[IEEE Comput. Soc International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 - Dallas, TX, USA (7-9 Dec. 2000)] Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000 - A parallel processor architecture for prefetching

✍ Kim, S.-M.; Manoharan, S. 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 609 KB

SPIE Proceedings [SPIE Electronic Imagin

SPIE Proceedings [SPIE Electronic Imaging 2005 - San Jose, CA (Monday 17 January 2005)] Embedded Processors for Multimedia and Communications II - A hardware architecture for a context-adaptive binary arithmetic coder

✍ Sudharsanan, Subramania; Cohen, Adam; Sudharsanan, Subramania; Bove, Jr., V. Mic 📂 Article 📅 2005 🏛 SPIE ⚖ 633 KB