Advanced formal verification
โ Scribed by Rolf Drechsler
- Publisher
- Kluwer Academic Publishers
- Year
- 2004
- Tongue
- English
- Leaves
- 276
- Category
- Library
No coin nor oath required. For personal study only.
โฆ Synopsis
Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of the book the core techniques of today's formal verification tools, such as SAT and BDDs are addressed. In addition, Read more...
โฆ Table of Contents
Content: 1. What Sat-Solvers can and cannot do: Introduction ; Hard equivalence checking CNF formulas ; Stable sets of point --
2. Advancements in mixed BDD and SAT techniques: Introduction ; Background ; Comparing SAT and BDD approaches: are they different? ; Decision diagrams as a Slave Engine in general SAT: clause compression by means of ZBDDs ; Decision diagram preprocessing and circuit-based SAT ; Using SAT in symbolic reachability analysis ; Conclusions, remarks and future works --
3. Equivalence checking of arithmetic circuits: Introduction ; Verification using functional properties ; Bit-level decision diagrams ; Word-level decision diagrams ; Arithmetic bit-level verification ; Conclusion ; Future perspectives --
4. Application of property checking and underlying techniques: Circuit verification environment: user's view ; Circuit verification environment: underlying techniques ; Exploiting symmetries ; Automated data path scaling to speed up property checking ; Property checking use cases ; Summary --
5. Assertion-based verification: Introduction ; Assertion specification ; Assertion libraries ; Assertion simulation ; Assertions and formal verification ; Assertions and synthesis ; PCI property specification example ; Summary --
6. Formal verification for nonlinear analog systems: Introduction ; System description ; Equivalence checking ; Model checking ; Summary.
Abstract: Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of the book the core techniques of today's formal verification tools, such as SAT and BDDs are addressed. In addition, multipliers, which are known to be difficult, are studied. The second part gives insight in professional tools and the underlying methodology, such as property checking and assertion based verification. Finally, analog components have to be considered to cope with complete system on chip designs
๐ SIMILAR VOLUMES
Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of
Advanced Formal Verification shows the latest developments in the verification domain from the perspectives of the user and the developer. World leading experts describe the underlying methods of today's verification tools and describe various scenarios from industrial practice. In the first part of
Modern circuits may contain up to several hundred million transistors. In the meantime it has been observed that verification becomes the major bottleneck in design flows, i.e. up to 80% of the overall design costs are due to verification. This is one of the reasons why several methods have been pro