𝔖 Scriptorium
✦   LIBER   ✦
πŸ“

Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits

✍ Scribed by Wenjian Yu, Xiren Wang (auth.)

Publisher
Springer-Verlag Berlin Heidelberg
Year
2014
Tongue
English
Leaves
258
Edition
1
Category
Library
⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis

Resistance and capacitance (RC) extraction is an essential step in modeling the interconnection wires and substrate coupling effect in nanometer-technology integrated circuits (IC). The field-solver techniques for RC extraction guarantee the accuracy of modeling, and are becoming increasingly important in meeting the demand for accurate modeling and simulation of VLSI designs. Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits presents a systematic introduction to, and treatment of, the key field-solver methods for RC extraction of VLSI interconnects and substrate coupling in mixed-signal ICs. Various field-solver techniques are explained in detail, with real-world examples to illustrate the advantages and disadvantages of each algorithm.

This book will benefit graduate students and researchers in the field of electrical and computer engineering as well as engineers working in the IC design and design automation industries.

Dr. Wenjian Yu is an Associate Professor at the Department of Computer Science and Technology at Tsinghua University in China; Dr. Xiren Wang is a R&D Engineer at Cadence Design Systems in the USA.

✦ Table of Contents

Front Matter....Pages i-xv
Introduction....Pages 1-6
Basic Field-Solver Techniques for RC Extraction....Pages 7-18
Fast Boundary Element Methods for Capacitance Extraction (I)....Pages 19-37
Fast Boundary Element Methods for Capacitance Extraction (II)....Pages 39-70
Resistance Extraction of Complex 3-D Interconnects....Pages 71-89
Substrate Resistance Extraction with Boundary Element Method....Pages 91-106
Extracting Frequency-Dependent Substrate Parasitics....Pages 107-119
Process Variation-Aware Capacitance Extraction....Pages 121-152
Statistical Capacitance Extraction Based on Continuous-Surface Geometric Model....Pages 153-178
Fast Floating Random Walk Method for Capacitance Extraction....Pages 179-208
FRW-Based Solver for Chip-Scale Large Structures....Pages 209-231
Back Matter....Pages 233-246

✦ Subjects

Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computational Science and Engineering; Numerical Analysis; Simulation and Modeling

πŸ“œ SIMILAR VOLUMES

Layout Techniques for Integrated Circuit
πŸ“ Layout Techniques for Integrated Circuit Designers
✍ Mikael Sahrling πŸ“‚ Library πŸ“… 2022 πŸ› Artech House 🌐 English

<span>This book provides complete step-by-step guidance on the physical implementation of modern integrated circuits, showing you their limitations and guiding you through their common remedies. The book describes today's manufacturing techniques and how they impact design rules. You will understand

Fast Techniques for Integrated Circuit D
πŸ“ Fast Techniques for Integrated Circuit Design
✍ Mikael Sahrling πŸ“‚ Library πŸ“… 2019 πŸ› Cambridge University Press 🌐 English

This book is a result of many years in active design work in the semiconductor industry. I started my career as a theoretical physicist working on dense matter theory and electromagnetic fields in an astrophysical environment. After a few years my interest turned toward integrated circuit design,

Fast Techniques for Integrated Circuit D
πŸ“ Fast Techniques for Integrated Circuit Design
✍ Mikael Sahrling πŸ“‚ Library πŸ“… 2019 πŸ› Cambridge University Press 🌐 English

Do you want to deepen your understanding of complex systems and design integrated circuits more quickly? Learn how with this step-by-step guide that shows, from first principles, how to employ estimation techniques to analyze and solve complex problems in IC design using a simplified modeling approa

Yield Simulation for Integrated Circuits
πŸ“ Yield Simulation for Integrated Circuits
✍ Duncan Moore Henry Walker (auth.) πŸ“‚ Library πŸ“… 1987 πŸ› Springer US 🌐 English

<p>In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately