๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Addressing mechanisms for VLIW and superscalar processors

โœ Scribed by F.L. Steven; R.G. Adams; G.B. Steven; L. Wang; D.J. Whale

Book ID
104179312
Publisher
Elsevier Science
Year
1993
Weight
335 KB
Volume
39
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

An Efficient FFT Algorithm for Superscal
An Efficient FFT Algorithm for Superscalar and VLIW Processor Architectures
โœ Chris Basoglu; Woobin Lee; Yongmin Kim ๐Ÿ“‚ Article ๐Ÿ“… 1997 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 480 KB

Real-Time Imaging 3, 441-453 (1997) applications, including digital video, images, graphics and audio. These new processors employ instruction-level parallelism, which includes the superscalar and very long instruction word (VLIW) computer architectures. Intel Pentium Pro, Hewlett-Packard PA-RISC 80

Classification and generation of schedul
Classification and generation of schedules for VLIW processors
โœ Christoph Kessler; Andrzej Bednarski; Mattias Eriksson ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 315 KB

## Abstract Exact methods for optimal instruction scheduling are gaining importance. They differ, however, considerably in the assumed processor model and in the space of schedules searched for an optimal solution. We identify and analyze different classes of schedules for VLIW processors. The clas