𝔖 Bobbio Scriptorium

✦ LIBER ✦

Addendum to “Hierarchical scalable photonic architectures for high-performance processor interconnection”

✍ Scribed by Dowd, P.W.; Bogineni, K.K.; Aly, K.A.; Perreault, J.A.

Book ID: 119772215
Publisher: IEEE
Year: 1994
Tongue: English
Weight: 60 KB
Volume: 43
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.293268

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Innovative Architecture for Future

[IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems - Maui, HI (July 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems - First step to combining control and data speculation

✍ Sato, T. 📂 Article 📅 1999 🏛 IEEE ⚖ 644 KB

[IEEE 2009 17th Annual IEEE Symposium on

[IEEE 2009 17th Annual IEEE Symposium on High-Performance Interconnects (HOTI) - New York, NY, USA (2009.08.25-2009.08.27)] 2009 17th IEEE Symposium on High Performance Interconnects - Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects

✍ Artundo, Iñigo; Heirman, Wim; Loperena, Mikel; Debaes, Christof; Campenhout, Jan 📂 Article 📅 2009 🏛 IEEE ⚖ 497 KB

[IEEE 2008 16th IEEE Symposium on High P

[IEEE 2008 16th IEEE Symposium on High Performance Interconnects - Stanford, CA, USA (2008.08.26-2008.08.28)] 2008 16th IEEE Symposium on High Performance Interconnects - Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics

✍ Batten, Christopher; Joshi, Ajay; Orcutt, Jason; Khilo, Anatoly; Moss, Benjamin; 📂 Article 📅 2008 🏛 IEEE ⚖ 657 KB

[IEEE Comput. Soc International Workshop

[IEEE Comput. Soc International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Big Island, HI, USA (10-11 Jan. 2002)] International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Branch classification to control instruction fetch in simultaneous multithreaded architectures

✍ Knijnenburg, P.M.W.; Ramirez, A.; Latorre, F.; Larriba, J.; Valero, M. 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 364 KB

[IEEE 2012 IEEE 20th Annual Symposium on

[IEEE 2012 IEEE 20th Annual Symposium on High-Performance Interconnects (HOTI) - Santa Clara, CA, USA (2012.08.22-2012.08.24)] 2012 IEEE 20th Annual Symposium on High-Performance Interconnects - ParaSplit: A Scalable Architecture on FPGA for Terabit Packet Classification

✍ Fong, Jeffrey; Wang, Xiang; Qi, Yaxuan; Li, Jun; Jiang, Weirong 📂 Article 📅 2012 🏛 IEEE ⚖ 392 KB

[IEEE 2011 IEEE 19th Annual Symposium on

[IEEE 2011 IEEE 19th Annual Symposium on High-Performance Interconnects (HOTI) - Santa Clara, CA, USA (2011.08.24-2011.08.26)] 2011 IEEE 19th Annual Symposium on High Performance Interconnects - iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture

✍ DiTomaso, Dominic; Kodi, Avinash; Kaya, Savas; Matolak, David 📂 Article 📅 2011 🏛 IEEE ⚖ 323 KB