[ACM Press the ACM/SIGDA international symposium - Monterey, California, USA (2012.02.22-2012.02.24)] Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 - Reliability of a softcore processor in a commercial SRAM-based FPGA

✍ Scribed by Rollins, Nathaniel H.; Wirthlin, Michael J.

• Book ID: 118016148
• Publisher: ACM Press
• Year: 2012
• Weight: 482 KB
• Volume: 0
• Category: Article
• ISBN: 1450311555
• DOI: 10.1145/2145694.2145723

✦ Synopsis

Softcore processors are an attractive alternative to using radiation-hardened processors in space-based applications. Unlike traditional processors however, the logic and routing of a softcore processor are vulnerable to the effects of singleevent upsets (SEUs). This paper applies two common SEU mitigation techniques, TMR with checkpointing and DWC with checkpointing, to the LEON3 softcore processor. The improvement in reliabilty over an unmitigated version of the processor is measured using three metrics: the architectural vulnerability factor (AVF), mean time to failure (MTTF), and mean useful instructions to failure (MuITF). Using configuration memory fault injection, we found that DWC with checkpointing improves the MTTF and MuITF by over 35×, and that TMR with triplicated input and outputs improves the MTTF and MITF by over 6000×.