[ACM Press Proceeding of the ACM/SIGDA international symposium - Monterey, California, USA (2009.02.22-2009.02.24)] Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 - Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs

✍ Scribed by Teehan, Paul; Lemieux, Guy G.F.; Greenstreet, Mark R.

• Book ID: 120933393
• Publisher: ACM Press
• Year: 2009
• Tongue: English
• Weight: 600 KB
• Category: Article
• ISBN: 160558410X
• DOI: 10.1145/1508128.1508136

✦ Synopsis

FPGA user clocks are slow enough that only a fraction of the interconnect's bandwidth is actually used. There may be an opportunity to use throughput-oriented interconnect to decrease routing congestion and wire area using on-chip serial signaling, especially for datapath designs which operate on words instead of bits. To do so, these links must operate reliably at very high bit rates. We compare wave pipelining and surfing source-synchronous schemes in the presence of power supply and crosstalk noise. In particular, supply noise is a critical modeling challenge; better models are needed for FPGA power grids. Our results show that wave pipelining can operate at rates as high as 5Gbps for short links, but it is very sensitive to noise in longer links and must run much slower to be reliable. In contrast, surfing achieves a stable operating bit rate of 3Gbps and is relatively insensitive to noise.