✦ LIBER ✦

A zero-crossing based 10-bit 100 MS/s pipeline ADC with controlled current in 90

✍ Scribed by A. Shafti; M. Yavari

Book ID: 121858689
Publisher: Springer
Year: 2014
Tongue: English
Weight: 710 KB
Volume: 80
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-014-0299-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 9

A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 90-nm CMOS

✍ Junhua Shen; Kinget, P.R. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 726 KB

Zero-crossing-based 8-bit 100 MS/s pipel

Zero-crossing-based 8-bit 100 MS/s pipelined analogue-to-digital converter with offset compensation

✍ Lee, H.-Y. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 643 KB

A 10-MS/s-to-100-kS/s Power-Scalable Ful

A 10-MS/s-to-100-kS/s Power-Scalable Fully Differential CBSC 10-Bit Pipelined ADC With Adaptive Biasing

✍ Mu-Chen Huang; Shen-Iuan Liu 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 659 KB

A 10-bit 25-MS/s 1.25-mW Pipelined ADC W

A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier

✍ Suh, Yunjae; Lee, Jongmi; Kim, Byungsub; Park, Hong-June; Sim, Jae-Yoon 📂 Article 📅 2013 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 747 KB

[IEEE 2010 IEEE Symposium on VLSI Circui

[IEEE 2010 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2010.06.16-2010.06.18)] 2010 Symposium on VLSI Circuits - A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration

✍ Chu, Jack; Brooks, Lane; Lee, Hae-Seung 📂 Article 📅 2010 🏛 IEEE ⚖ 493 KB

[IEEE 2008 IEEE Symposium on VLSI Circui

[IEEE 2008 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2008.06.18-2008.06.20)] 2008 IEEE Symposium on VLSI Circuits - A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS

✍ Soon-Kyun Shin, ; Yong-Sang You, ; Seung-Hoon Lee, ; Kyoung-Ho Moon, ; Jae-Whui 📂 Article 📅 2008 🏛 IEEE ⚖ 369 KB