✦ LIBER ✦

A transputer-based gate-level fault simulator

✍ Scribed by G. Cabodi; S. Gai; M. Sonza Reorda

Book ID: 104178964
Publisher: Elsevier Science
Year: 1990
Weight: 418 KB
Volume: 30
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(90)90294-j

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A transputer based vehicle simulator

✍ T. Srikanthan; K.Y. Chan; H.S. Seah; S.K. Leong 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 727 KB

A transputer based multi-user flight sim

A transputer based multi-user flight simulator

✍ P Atkin; S Ghee 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 935 KB

Distributing gate-level digital timing s

Distributing gate-level digital timing simulation over arrays of transputers

✍ Wood, Kenneth R. 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 714 KB

An efficient architecture for a transput

An efficient architecture for a transputer based vehicle simulator

✍ T. Srikanthan; K.Y. Chan; S.K. Leong 📂 Article 📅 1995 🏛 Elsevier Science ⚖ 342 KB

MT-SIM a mixed-level transition fault si

MT-SIM a mixed-level transition fault simulator based on parallel patterns

✍ Chung Len Lee; Ching Ping Wu; Wen Zen Shen; Tyh Song Hwang; Shueng Dar Hwang 📂 Article 📅 1992 🏛 Springer US 🌐 English ⚖ 841 KB

This paper describes a mixed level, (i.e., switch-level and gate-level) transition fault simulator based on parallel patterns: MT-SIM. The switch-level allows the simulator to treat faults at the transistor level, while the gate-level conserves the simulation speed and the parallel pattern strategy

Transputer-based fault tolerance in safe

Transputer-based fault tolerance in safety-critical systems

✍ Haydn A Thompson 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 585 KB