✦ LIBER ✦

A single-cycle output buffered router with layered switching for Networks-on-Chips

✍ Scribed by Chen, Yancang; Lu, Zhonghai; Xie, Lunguo; Li, Jinwen; Zhang, Minxuan

Book ID: 119220522
Publisher: Elsevier Science
Year: 2012
Tongue: English
Weight: 788 KB
Volume: 38
Category: Article
ISSN: 0045-7906
DOI: 10.1016/j.compeleceng.2012.02.018

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Trade-offs in the design of a router wit

Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip

✍ Rijpkema, E.; Goossens, K.; Radulescu, A.; Dielissen, J.; van Meerbergen, J.; Wi 📂 Article 📅 2003 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 488 KB

[IEEE Communication (HPCC) - Banff, AB,

[IEEE Communication (HPCC) - Banff, AB, Canada (2011.09.2-2011.09.4)] 2011 IEEE International Conference on High Performance Computing and Communications - Design of a Partially Buffered Crossbar Router for Mesh-Based Network-on-Chips

✍ Wang, Wen-Fong; Jao, Zhi-Chun 📂 Article 📅 2011 🏛 IEEE ⚖ 878 KB

[IEEE 2009 Fourth International Conferen

[IEEE 2009 Fourth International Conference on Communications and Networking in China (CHINACOM) - Xian, China (2009.08.26-2009.08.28)] 2009 Fourth International Conference on Communications and Networking in China - A load balancing scheme for two-stage switches with minimum buffers for scalability

✍ Lin, Liang-Min; Li, Hui; Huang, Jia-Qing; An, Hui-Yao; Yi, Peng; Wang, Bin-Qiang 📂 Article 📅 2009 🏛 IEEE ⚖ 234 KB