A Real-Time Image Segmentation on a Massively Parallel Architecture
โ Scribed by Mahmoud Meribout; Mamoru Nakanishi; Takeshi Ogura
- Publisher
- Elsevier Science
- Year
- 1999
- Tongue
- English
- Weight
- 561 KB
- Volume
- 5
- Category
- Article
- ISSN
- 1077-2014
No coin nor oath required. For personal study only.
โฆ Synopsis
Real-Time Image Segmentation on a Massively Parallel Architecture T he method described in this paper enables the two end points of a straight line to be obtained by a Modiยฎed Double Hough Transform (MDHT). It consists respectively of line detection, followed by segment extraction. The signiยฎcance of this work is that the hardware implementation is based on the Content Addressable Memory (CAM) concept. Hence, during the ยฎrst HT, voting is achieved for the every scan line of image, not every edge pixel. Therefore, all the steps which form the ยฎrst HT: voting, thresholding and local maximum are achieved in a low constant time. The two end points of the line are extracted through the second HT. Here, a local neighbor parallel search is also achieved at the end of each scan line of the image not at every edge pixel. Therefore, the execution time is low since the neighboring range does not exceed a few lines. Experimental results are given to show the accuracy of our approach for use in high performance pattern recognition systems.
๐ SIMILAR VOLUMES
A parallel full configuration interaction FCI code, implemented on a distributed memory MPP computer, has been modified in order to use a direct algorithm to compute the lists of mono-and biexcitations each time they are needed. We were able to perform FCI calculations on the ground state of the ace
Real-Time Image Analysis Using MIMD Parallel a`trous Wavelet Algorithms T he a`trous algorithm represents a discrete approach to the classical continuous wavelet transform. Similar to the fast or pyramidal wavelet transform, the input signal is analysed by using the coefficients of a properly chosen
## A VLSI Image Processing Architecture Dedicated to Real-Time Quality Control Analysis in an Industrial Plant n this paper, we present a VLSI architecture for real-time image processing in quality control industrial applications: automation of the visual inspection phase of mechanical parts treat
A new digital VLSI architecture has been presented for the implementation of discrete-time multilayer CNNs. At functional level, the architecture is organized as 12 layers of 64 x 64 cells which interact as specified by a set of 3D generalized templates. At structural level the application of clonin