𝔖 Bobbio Scriptorium

✦ LIBER ✦

A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces

✍ Scribed by Dao-Long Chen

Book ID: 119774534
Publisher: IEEE
Year: 1996
Tongue: English
Weight: 982 KB
Volume: 31
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.508265

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2009 IEEE Custom Integrated Circui

[IEEE 2009 IEEE Custom Integrated Circuits Conference (CICC) - San Jose, CA, USA (2009.09.13-2009.09.16)] 2009 IEEE Custom Integrated Circuits Conference - A 5Gbps 0.13μm CMOS pilot-based clock and data recovery scheme for high-speed links

✍ Ahmadi, Mahmoud Reza; Amirkhany, Amir; Harjani, Ramesh 📂 Article 📅 2009 🏛 IEEE ⚖ 540 KB

[Widerkehr and Associates 2004 Symposium

[Widerkehr and Associates 2004 Symposium on VLSI Circuits. Digest of Technical Papers - Honolulu, HI, USA (17-19 June 2004)] 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) - A 0.11 μm CMOS clocked comparator for high-speed serial communications

✍ Okaniwa, Y.; Tamura, H.; Kibune, M.; Yamazaki, D.; TszShing Cheung, ; Ogawa, J.; 📂 Article 📅 2004 🏛 Widerkehr and Associates ⚖ 300 KB