๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

A Novel Concept for High-Speed Time Switch Approaching Memory Read Cycle Limit

โœ Scribed by Yamamoto, Y.; Miyanaga, H.; Kobayashi, Y.; Terada, Y.; Yamanaka, N.

Book ID
117913080
Publisher
IEEE
Year
1986
Tongue
English
Weight
349 KB
Volume
34
Category
Article
ISSN
0090-6778

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

A novel approach for implementing high-s
A novel approach for implementing high-speed and long-distance networking protocols in a limited memory embedded kernel
โœ Vimal K Khanna ๐Ÿ“‚ Article ๐Ÿ“… 2000 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 236 KB

STREAMS kernel mechanisms are being used to implement networking protocols in limited memory embedded systems. The current approaches for STREAMS-based networking protocols implementation suer from some shortcomings when these approaches are used to implement high-speed and long distance WAN protoco

BipFLASH: A novel non-volatile memory ce
BipFLASH: A novel non-volatile memory cell concept for high-speed, low-power applications
โœ David Esseni; Luca Selmi ๐Ÿ“‚ Article ๐Ÿ“… 2001 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 186 KB

We present a novel non-volatile memory cell architecture, which remarkably improves injection efficiency over conventional channel hot electron programming. We show how this superior performance can be traded to achieve either low voltage-low power or high-speed operation. The cell concept is valida