✦ LIBER ✦

A new scalable VLSI architecture for Reed-Solomon decoders

✍ Scribed by Wilhelm, W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-speed VLSI architecture for paralle

✍ Hanho Lee 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 673 KB

Towards a VLSI Architecture for Interpol

✍ Gross, Warren J. ;Kschischang, Frank R. ;Koetter, Ralf ;Gulak, P. Glenn 📂 Article 📅 2005 🏛 Springer 🌐 English ⚖ 310 KB

VLSI Architectures for Soft-Decision Dec

✍ Ahmed, A.; Koetter, R.; Shanbhag, N.R. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 552 KB

High-speed architectures for Reed-Solomo

✍ Sarwate, D.V.; Shanbhag, N.R. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 381 KB

An area-efficient VLSI architecture of a

✍ Sunghoon Kwon; Hyunchul Shin 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 721 KB

Architecture for VLSI Design of Reed-Sol

✍ Liu, K.Y. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 1009 KB