✦ LIBER ✦

A low-power sub 100 ns 256K bit dynamic RAM

✍ Scribed by Fuji, S.; Natori, K.; Furuyama, T.; Saito, S.; Toda, H.; Tanaka, T.; Ozawa, O.

Book ID: 119798262
Publisher: IEEE
Year: 1983
Tongue: English
Weight: 831 KB
Volume: 18
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1983.1051975

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 256K bit dynamic RAM

✍ Matsue, S.; Yamamoto, H.; Kobayashi, K.; Wada, T.; Tameda, M.; Okuda, T.; Inagak 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 473 KB

A sub-100 ns 256K DRAM with open bit lin

A sub-100 ns 256K DRAM with open bit line scheme

✍ Nakano, T.; Yabu, T.; Noguchi, E.; Shirai, K.; Miyasaka, K. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 792 KB

A 256K-bit dynamic RAM-with high alpha i

A 256K-bit dynamic RAM-with high alpha immunity

✍ Akira Endo; Satoru Ito; Masamichi Ishihara 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 816 KB

The series consists of 262,144 word } I bit dynamic random ~ memories (DRAMs) utilizing the latest Hitachi 2 0m nchannel p \_roc~ss\_\_\_. There are two types of 256K-bit DRAMs. One has the-conventional page mode for high speed operalJon. The other has a new function, the nibble mode. The nibble mod

A low power 46 ns 256 kbit CMOS static R

A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line

✍ Sakurai, T.; Matsunaga, J.; Isobe, M.; Ohtani, T.; Sawada, K.; Aono, A.; Nozawa, 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 940 KB

A high-speed ECL 100K compatible 64x4 bi

A high-speed ECL 100K compatible 64x4 bit RAM with 6 ns access time

✍ Ernst, H.; Fortsch, W.; Witsch, H.V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 742 KB

A high speed 64 × 4 bit 100K-compatible

A high speed 64 × 4 bit 100K-compatible ECL-RAM with 6 NS access time: H. v. Witsch and H. Ernst. Fifth Solid Circuits Conference—ESSCIRC 79, IEE Publn.178, 102

📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 138 KB