✦ LIBER ✦

A high speed systolic architecture for labeling connected components in an image

✍ Scribed by Ranganathan, N.; Mehrotra, R.; Subramanian, S.

Book ID: 114550652
Publisher: Institute of Electrical and Electronics Engineers
Year: 1995
Weight: 927 KB
Volume: 25
Category: Article
ISSN: 0018-9472
DOI: 10.1109/21.364855

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Connected component labeling for binary

Connected component labeling for binary images on a reconfigurable mesh architecture

✍ Prabir Bhattacharya 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 311 KB

We show how some existing component labeling algorithms for binary images could be speeded up by using the reconfigurable mesh architecture. Two algorithms are presented, the first one uses the ability of the reconfigurable mesh to perform certain operations in constant time, and the second one uses

Θ(1) algorithm for image component label

Θ(1) algorithm for image component labeling in a mesh connected computer

✍ El Mesbahi, J. 📂 Article 📅 1991 🏛 Institute of Electrical and Electronics Engineers ⚖ 651 KB

A novel architecture for remote home aut

A novel architecture for remote home automation e-services on an OSGi platform via high-speed Internet connection ensuring QoS support by using RSVP technology

✍ Topalis, E.; Mandalos, L.; Koubias, S.; Papadopoulos, G.; Nikiforakis, I. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 633 KB