✦ LIBER ✦

A high-speed, programmable, CSD coefficient FIR filter

✍ Scribed by Zhangwen Tang; Jie Zhang; Hao Min

Book ID: 117909327
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 229 KB
Volume: 48
Category: Article
ISSN: 0098-3063
DOI: 10.1109/tce.2003.1196409

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A programmable FIR digital filter using

A programmable FIR digital filter using CSD coefficients

✍ Kei-Yong Khoo; Kwentus, A.; Willson, A.N., Jr. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 984 KB

A high-speed programmable CMOS interface

A high-speed programmable CMOS interface system combining D/A conversion and FIR filtering

✍ Henriques, B.G.; Franca, J.E. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 635 KB

Optimal design of CSD coefficient FIR fi

Optimal design of CSD coefficient FIR filters subject to number of nonzero digits

✍ Yuichi Ozaki; Kenji Suyama 📂 Article 📅 2011 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 678 KB

## Abstract In the hardware implementation of FIR (Finite Impulse Response) digital filters, it is desirable to reduce the total number of nonzero digits used for representation of the filter coefficients. In general, the design problem of FIR filters with CSD (Canonical Signed Digit) representatio

Design of a High-Speed Digital FIR Filte

Design of a High-Speed Digital FIR Filter Based on FPGA

✍ Xu, Guo Sheng 📂 Article 📅 2012 🏛 Trans Tech Publications, Ltd. 🌐 English ⚖ 336 KB

Computation sharing programmable FIR fil

Computation sharing programmable FIR filter for low-power and high-performance applications

✍ Jongsun Park; Woopyo Jeong; Mahmoodi-Meimand, H.; Yongtao Wang; Choo, H.; Roy, K 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 509 KB

VLSI design of a FIR filter using CSD re

VLSI design of a FIR filter using CSD representation with minimum number of registers

✍ Ken'ichi Suzuki; Hiroshi Ochi; Shigenori Kinjo 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 164 KB 👁 2 views

A method for constructing a fixed coefficient FIR filter with only adders without multipliers is proposed in this paper. Using past techniques, FIR filters can be constructed with only adders and adders used can be reduced by shared operations. However, since registers of an order greater than the o