✦ LIBER ✦

A high-speed multiplier using a redundant binary adder tree

✍ Scribed by Harata, Y.; Nakamura, Y.; Nagase, H.; Takigawa, M.; Takagi, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A high-speed binary rate-multiplier

✍ Elliott, A.R. 📂 Article 📅 1971 🏛 IEEE 🌐 English ⚖ 258 KB

Comment on "A high-speed binary rate-mul

✍ Majithia, J.C.; Elliott, A.R. 📂 Article 📅 1972 🏛 IEEE 🌐 English ⚖ 127 KB

Comments on "A high-speed binary rate-mu

✍ Chen, C.F.; Elliott, A.R. 📂 Article 📅 1972 🏛 IEEE 🌐 English ⚖ 243 KB

High-performance VLSI multiplier with a

✍ Huang, Xiaoping ;Wei, Belle W. Y. ;Chen, Honglu ;Mao, Yuhai H. 📂 Article 📅 1991 🏛 Springer 🌐 English ⚖ 951 KB

A high speed adder using Josephson eleme

✍ Morisue, M.; Kuramochi, K.; Matsuo, H. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 271 KB

A 200-MHz complex number multiplier usin

✍ Kyung-Wook Shin; Bang-Sup Song; Bacrania, K. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 187 KB