Dual- Spacer Device Architecture for the
Dual- Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs
β
Virani, H.G.; Adari, R.B.R.; Kottantharayil, A.
π
Article
π
2010
π
IEEE
π
English
β 834 KB