𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A fast parallel-tree switch architecture for ATM networks

✍ Scribed by Mayez Al-Mouhamed; Habib Youssef; Wasif Hasan


Publisher
John Wiley and Sons
Year
1998
Tongue
English
Weight
288 KB
Volume
11
Category
Article
ISSN
1074-5351

No coin nor oath required. For personal study only.

✦ Synopsis


In this paper we present a novel fast packet switch architecture based on Banyan interconnection networks, called parallel-tree Banyan switch fabric (PTBSF). It consists of parallel Banyans (multiple outlets) arranged in a tree topology. The packets enter at the topmost Banyan. Internal conflicts are eliminated by using a conflict-free 3 Γ— 4 switching element which distributes conflicting cells over different Banyans. Thus, cell loss may occur only at the lowest Banyan. Increasing the number of Banyans leads to a noticeable decrease in cell loss rate. The switch can be engineered to provide arbitrarily high throughput and low cell loss rate without the use of input buffering or cell preprocessing. The performance of the switch is evaluated analytically under uniform traffic load and by simulation, under a variety of asynchronous transfer mode (ATM) traffic loads. Compared to other proposed architectures, the switch exhibited stable and excellent performance with respect to cell loss and switching delay for all studied conditions as required by ATM traffic sources. The advantages of PTBSF are modularity, regularity, self-routing, low processing overhead, high throughput and robustness, under a variety of ATM traffic conditions.


πŸ“œ SIMILAR VOLUMES


RAZAN: a high-performance switch archite
✍ Mostafa Abd-El-Barr; Khalid Al-Tawil; Habib Youssef; Talha Al-Jarad πŸ“‚ Article πŸ“… 1998 πŸ› John Wiley and Sons 🌐 English βš– 213 KB πŸ‘ 2 views

In this paper a high-performance packet switch architecture based on the improved logical neighbourhood (ILN) interconnection network, called RAZAN, is presented. RAZAN is an N Γ— N multistage interconnection network (MIN) which consists of n stages, where n = log 2 N, of switching elements. Each sta

A non-blocking architecture for a wavele
✍ Takeshi Nagata; Kaoru Sezaki; Yasuhiko Yasuda πŸ“‚ Article πŸ“… 1998 πŸ› John Wiley and Sons 🌐 English βš– 218 KB πŸ‘ 1 views

The authors previously derived the condition for a non-blocking architecture in a wavelength division multiplexing (WDM) photonic switching network, i.e., the generalized parallel delta network (GPDN) . GPDN is configured as a multi-stage link connection of multiple unit switches, where the hardware