𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

A Designer’s Guide to VHDL Synthesis

✍ Scribed by Douglas E. Ott, Thomas J. Wilderotter (auth.)


Publisher
Springer US
Year
1994
Tongue
English
Leaves
322
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


A Designer's Guide to VHDL Synthesis is intended for both design engineers who want to use VHDL-based logic synthesis ASICs and for managers who need to gain a practical understanding of the issues involved in using this technology. The emphasis is placed more on practical applications of VHDL and synthesis based on actual experiences, rather than on a more theoretical approach to the language.
VHDL and logic synthesis tools provide very powerful capabilities for ASIC design, but are also very complex and represent a radical departure from traditional design methods. This situation has made it difficult to get started in using this technology for both designers and management, since a major learning effort and `culture' change is required. A Designer's Guide to VHDL Synthesis has been written to help design engineers and other professionals successfully make the transition to a design methodology based on VHDL and log synthesis instead of the more traditional schematic based approach. While there are a number of texts on the VHDL language and its use in simulation, little has been written from a designer's viewpoint on how to use VHDL and logic synthesis to design real ASIC systems. The material in this book is based on experience gained in successfully using these techniques for ASIC design and relies heavily on realistic examples to demonstrate the principles involved.

✦ Table of Contents


Front Matter....Pages i-xxv
Introduction....Pages 1-15
Making the Transition to VHDL Synthesis....Pages 17-38
VHDL Background for Synthesis....Pages 39-96
Synthesis of Sequential Circuits....Pages 97-131
Sequential Counter Applications....Pages 133-156
Control Logic and State Machines....Pages 157-183
Data Processing Functions....Pages 185-226
Combinational Logic and Optimization....Pages 227-256
Putting the Pieces Together....Pages 257-289
Evaluating A Synthesis System....Pages 291-296
Future Prospects for ASIC Synthesis....Pages 297-301
Back Matter....Pages 303-306

✦ Subjects


Circuits and Systems; Electrical Engineering; Computer-Aided Engineering (CAD, CAE) and Design


πŸ“œ SIMILAR VOLUMES


Hdl Chip Design: A Practical Guide for D
✍ Douglas J. Smith πŸ“‚ Library πŸ“… 1998 πŸ› Doone Pubns 🌐 English

This book places Verilog and VHDL code side by side and makes learning both languages simultaneously easy. It also shows the synthesized the circuits. It is easy to lose sight of the logic circuits that the HDL tries to describe, especially for people whose background is not electrical. This book

Verilog HDL: a guide to digital design a
✍ Samir Palnitkar πŸ“‚ Library πŸ“… 2003 πŸ› SunSoft Press 🌐 English

Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design. Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavi

Verilog HDL : a guide to digital design
✍ Samir Palnitkar πŸ“‚ Library πŸ“… 2003 πŸ› SunSoft Press 🌐 English

Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design. Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavi

Verilog HDL: A Guide to Digital Design a
✍ Samir; Goel, Prabhu Palnitkar πŸ“‚ Library πŸ“… 2003 πŸ› Pearson Education 🌐 English

Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. The informationpresented is fully compliant with the IEEE 1364-2001 Verilog