𝔖 Bobbio Scriptorium

✦ LIBER ✦

A design of ternary logic circuits using M-NAND and NOT gates

✍ Scribed by Akio Odaka; Kunio Satoh

Book ID: 112205474
Publisher: John Wiley and Sons
Year: 1985
Tongue: English
Weight: 565 KB
Volume: 16
Category: Article
ISSN: 0882-1666
DOI: 10.1002/scj.4690160608

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and operation of josephson circui

Design and operation of josephson circuits using ruffle gates with a stacked structure

✍ Hideyuki Nagaishi; Kouji Nakahara; Haruhiro Hasegawa; Tosikazu Nishino 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 779 KB

Design and implementation of double osci

Design and implementation of double oscillator time-to-digital converter using SFQ logic circuits

✍ T. Nishigai; M. Ito; N. Yoshikawa; A. Fujimaki; H. Terai; S. Yorozu 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 244 KB

[IEEE 2010 International Symposium on El

[IEEE 2010 International Symposium on Electronic System Design (ISED 2010) - Bhubaneswar (2010.12.20-2010.12.22)] 2010 International Symposium on Electronic System Design - Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation

✍ Mahapatro, M; Panda, S K; Satpathy, J; Saheel, M; Suresh, M; Panda, A K; Sukla, 📂 Article 📅 2010 🏛 IEEE ⚖ 349 KB

[IEEE 3rd Annual Symposium on Switching

[IEEE 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962) - Chicago, IL, USA (1962.10.7-1962.10.12)] 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962) - Synthesis of combinational logic using three-input majority gates

✍ Akers, Sheldon B. 📂 Article 📅 1962 🏛 IEEE ⚖ 688 KB

On the design of CMOS ternary logic circ

On the design of CMOS ternary logic circuits using T-gates: B P Chew, H T Mouftah (Dept. of Electr. Eng., Queen's Univ., Kingston, Ont., Canada) Int. J. Electron. (GB), vol. 63, no. 2, pp. 223–239 (Aug. 1987)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 98 KB

A design of four-valued logic circuits u

A design of four-valued logic circuits using M-AND, M-OR, NOT operations: H Fujita (Sch. of Eng., Tokai Univ., Sapporo, Japan), A ODAKA Trans. Inst. Electron. Inf. & Commun. Eng. D (Japan) von. J70D, no. 6, pp. 1131–1139 (June 1987)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 100 KB