𝔖 Bobbio Scriptorium

✦ LIBER ✦

A design for high-speed low-power CMOS fully parallel content-addressable memory macros

✍ Scribed by Miyatake, H.; Tanaka, M.; Mori, Y.

Book ID: 119775890
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 309 KB
Volume: 36
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.924858

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power precomputation-based fully p

A low-power precomputation-based fully parallel content-addressable memory

✍ Chi-Sheng Lin; Jui-Chuan Chang; Bin-Da Liu 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 985 KB

Variable supply-voltage scheme for low-p

Variable supply-voltage scheme for low-power high-speed CMOS digital design

✍ Kuroda, T.; Suzuki, K.; Mita, S.; Fujita, T.; Yamane, F.; Sano, F.; Chiba, A.; W 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 331 KB

[IEEE 2011 IEEE 13th International Confe

[IEEE 2011 IEEE 13th International Conference on Communication Technology (ICCT) - Jinan, China (2011.09.25-2011.09.28)] 2011 IEEE 13th International Conference on Communication Technology - Design of a low-power high-speed CMOS frequency divider for WSN applications

✍ Sun Zhenhua, ; Li Zhiqun, 📂 Article 📅 2011 🏛 IEEE ⚖ 302 KB

[IEEE 2007 IEEE International Conference

[IEEE 2007 IEEE International Conference on Integration Technology - Shenzhen, China (2007.03.20-2007.03.24)] 2007 IEEE International Conference on Integration Technology - Design of A Low-power, High Speed Op-amp for 10bit 300Msps Parallel Pipeline ADCs

✍ Zhang, Sidong; Lu Huang, ; Lin, Beiyuan 📂 Article 📅 2007 🏛 IEEE ⚖ 168 KB

[IEEE 2012 International Conference on C

[IEEE 2012 International Conference on Computing, Communication and Applications (ICCCA) - Dindigul, Tamilnadu, India (2012.02.22-2012.02.24)] 2012 International Conference on Computing, Communication and Applications - Design of 64-bit low power parallel prefix VLSI adder for high speed arithmetic circuits

✍ Nehru, K.; Shanmugam, A.; Vadivel, S. 📂 Article 📅 2012 🏛 IEEE ⚖ 837 KB