𝔖 Bobbio Scriptorium

✦ LIBER ✦

A cost-efficient and fully-pipelinable architecture for DCT/IDCT

✍ Scribed by Shen-Fu Hsiao; Wei-Ren Shiue; Jian-Ming Tseng

Book ID: 117871485
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 779 KB
Volume: 45
Category: Article
ISSN: 0098-3063
DOI: 10.1109/30.793535

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A SIMD-systolic architecture and VLSI ch

A SIMD-systolic architecture and VLSI chip for the two-dimensional DCT and IDCT

✍ Chen-Mie Wu; Chiou, A. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 594 KB

[IEEE 2008 International Conference on A

[IEEE 2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP) - Leuven, Belgium (2008.07.2-2008.07.4)] 2008 International Conference on Application-Specific Systems, Architectures and Processors - Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform

✍ Meher, P. K.; Patra, J. C. 📂 Article 📅 2008 🏛 IEEE ⚖ 336 KB