𝔖 Bobbio Scriptorium

✦ LIBER ✦

A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V

✍ Scribed by Goll, B.; Zimmermann, H.

Book ID: 115506639
Publisher: Institute of Electrical and Electronics Engineers
Year: 2009
Tongue: English
Weight: 756 KB
Volume: 56
Category: Article
ISSN: 1549-7747
DOI: 10.1109/tcsii.2009.2030357

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 0.5V 4Mb logic-process compatible embe

A 0.5V 4Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time

✍ Chang, Meng-Fan; Wu, Che-Wei; Kuo, Chia-Cheng; Shen, Shin-Jang; Lin, Ku-Feng; Ya 📂 Article 📅 2012 🏛 IEEE ⚖ 350 KB

[IEEE 2009 9th International Symposium o

[IEEE 2009 9th International Symposium on Communications and Information Technology (ISCIT) - Icheon, South Korea (2009.09.28-2009.09.30)] 2009 9th International Symposium on Communications and Information Technology - High performance CMOS dual supply level shifter for a 0.5V input and 1V output in standard 1.2V 65nm technology process

✍ Garcia, Jose C.; Montiel-Nelson, Juan A.; Nooshabadi, Saeid 📂 Article 📅 2009 🏛 IEEE ⚖ 463 KB