𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A charge-transfer amplifier and an encoded-bus architecture for low-power SRAM's

✍ Scribed by Kawashima, S.; Mori, T.; Sasagawa, R.; Hamaminato, M.; Wakayama, S.; Sukegawa, K.; Fukushi, I.


Book ID
119775057
Publisher
IEEE
Year
1998
Tongue
English
Weight
177 KB
Volume
33
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


NINO: an ultra-fast and low-power front-
✍ F. Anghinolfi; P. Jarron; A.N. Martemiyanov; E. Usenko; H. Wenninger; M.C.S. Wil πŸ“‚ Article πŸ“… 2004 πŸ› Elsevier Science 🌐 English βš– 249 KB

For the full exploitation of the excellent timing properties of the Multigap Resistive Plate Chamber (MRPC), frontend electronics with special characteristics are needed. These are (a) differential input, to profit from the differential signal from the MRPC (b) a fast amplifier with less than 1 ns p