𝔖 Bobbio Scriptorium

✦ LIBER ✦

A Cache Hierarchy Aware Thread Mapping Methodology for GPGPUs

✍ Scribed by Lai, Bo-Cheng Charles; Kuo, Hsien-Kai; Jou, Jing-Yang

Book ID: 124068602
Publisher: IEEE
Year: 2015
Tongue: English
Weight: 848 KB
Volume: 64
Category: Article
ISSN: 0018-9340
DOI: 10.1109/TC.2014.2308179

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2013 18th Asia and South Pacific D

[IEEE 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013) - Yokohama (2013.1.22-2013.1.25)] 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) - Cache Capacity Aware Thread Scheduling for Irregular Memory Access on many-core GPGPUs

✍ Hsien-Kai Kuo, ; Ta-Kan Yen, ; Lai, Bo-Cheng Charles; Jing-Yang Jou, 📂 Article 📅 2013 🏛 IEEE ⚖ 152 KB

[IEEE 2012 17th Asia and South Pacific D

[IEEE 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC) - Sydney, Australia (2012.01.30-2012.02.2)] 17th Asia and South Pacific Design Automation Conference - Thread affinity mapping for irregular data access on shared Cache GPGPU

✍ Hsien-Kai Kuo, ; Kuan-Ting Chen, ; Lai, Bo-Cheng Charles; Jing-Yang Jou, 📂 Article 📅 2012 🏛 IEEE ⚖ 185 KB