✦ LIBER ✦

A 30-MHz hybrid analog/digital clock recovery circuit in 2-μm CMOS

✍ Scribed by Kim, B.; Helman, D.N.; Gray, P.R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A monolithic 480 Mb/s parallel AGG/decis

✍ Hu, T.H.; Gray, P.R. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 796 KB

A 40-Gb/s clock and data recovery circui

✍ Jri Lee; Razavi, B. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 1002 KB

[IEEE 2013 IEEE Asian Solid-State Circui

✍ Sukumaran, Amrith; Karanjkar, Kunal; Jhanwar, Sandeep; Krishnapura, Nagendra; Pa 📂 Article 📅 2013 🏛 IEEE ⚖ 534 KB

[IEEE 2009 IEEE Asian Solid-State Circui

✍ Liao, Kuan-Chao; Huang, Po-Sheng; Chiu, Wei-Hao; Lin, Tsung-Hsien 📂 Article 📅 2009 🏛 IEEE ⚖ 693 KB

[IEEE Proceedings of the 30th European S

✍ Sandner, C.; Clara, M.; Santner, A.; Hartig, T.; Kuttner, F. 📂 Article 📅 2004 🏛 IEEE ⚖ 315 KB

A four-channel digital signal processor

✍ Haspeslagh, D.; Sevenhans, J.; Delarbre, A.; Kiss, L.; Moerman, E. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 678 KB