✦ LIBER ✦

A 2.6-GByte/s multipurpose chip-to-chip interface

✍ Scribed by Lau, B.; Yiu-Fai Chan; Moncayo, A.; Ho, J.; Allen, M.; Salmon, J.; Liu, J.; Muthal, M.; Lee, C.; Nguyen, T.; Horine, B.; Leddige, M.; Kuojim Huang; Wei, J.; Leung Yu; Tarver, R.; Yuwen Hsia; Vu, R.; Tsern, F.; Haw-Jyh Liaw; Hudson, J.; Nguyen, D.; Donnelly, K.; Crisp, R.

Book ID: 119775160
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 268 KB
Volume: 33
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.726545

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A modular architecture for a 6.4-Gbyte/s

A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip

✍ Watanabe, T.; Fujita, R.; Yanagisawa, K.; Tanaka, H.; Ayukawa, K.; Soga, M.; Tan 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 167 KB

A VME bus compatible ADC interface chip

✍ Chandra Shekhar; S. De Sirkar; S.D. Deo; K.V.S. Hanumantha Rao; S. Srivastava; N 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 221 KB

ChIPpeakAnno: a Bioconductor package to

ChIPpeakAnno: a Bioconductor package to annotate ChIP-seq and ChIP-chip data

✍ Lihua J Zhu; Claude Gazin; Nathan D Lawson; Hervé Pagès; Simon M Lin; David S La 📂 Article 📅 2010 🏛 BioMed Central 🌐 English ⚖ 870 KB

A two-chip 1.5-GBd serial link interface

✍ Walker, R.C.; Stout, C.L.; Wu, J.-T.; Lai, B.; Yen, C.-S.; Hornak, T.; Petruno, 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 706 KB

Cost-effective 10 Gb/s polymer-based chi

Cost-effective 10 Gb/s polymer-based chip-to-chip optical interconnect

✍ Hashim, A.; Bamiedakis, N.; Beals, J.; Penty, R.V.; White, I.H. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 518 KB

Solving the “World-to-Chip” Interface Pr

Solving the “World-to-Chip” Interface Problem with a Microfluidic Matrix

✍ Liu, Jian; Hansen, Carl; Quake, Stephen R. 📂 Article 📅 2003 🏛 American Chemical Society 🌐 English ⚖ 827 KB