✦ LIBER ✦

A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique

✍ Scribed by Dong-Young Chang; Un-Ku Moon

Book ID: 119799177
Publisher: IEEE
Year: 2003
Tongue: English
Weight: 671 KB
Volume: 38
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.2003.814427

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 10-bit, 200MS/s CMOS Pipeline ADC usin

A 10-bit, 200MS/s CMOS Pipeline ADC using new shared opamp architecture

✍ Ghaedrahmati, Hanie 📂 Article 📅 2012 🏛 Academy and Industry Research Collaboration Center ⚖ 555 KB

A 1.8-V 67-mW 10-bit 100-MS/s pipelined

A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique

✍ Jipeng Li; Un-Ku Moon 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 897 KB

A 10-bit 25-MS/s 1.25-mW Pipelined ADC W

A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier

✍ Suh, Yunjae; Lee, Jongmi; Kim, Byungsub; Park, Hong-June; Sim, Jae-Yoon 📂 Article 📅 2013 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 747 KB

A 10-bit 100-MS/s Dual-Channel Pipelined

A 10-bit 100-MS/s Dual-Channel Pipelined ADC Using Dynamic Memory Effect Cancellation Technique

✍ Shin, Chang-Seob ;Ahn, Gil-Cho 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 255 KB

A 9.4-bit, 50-MS/s, 1.44-mW Pipelined AD

A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification

✍ Hu, J.; Dolev, N.; Murmann, B. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 911 KB

A 50-MS/s (35 mW) to 1-kS/s (15 μW) powe

A 50-MS/s (35 mW) to 1-kS/s (15 μW) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation

✍ Ahmed, I.; Johns, D.A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 924 KB