✦ LIBER ✦

A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS

✍ Scribed by Jiren Yuan; Svensson, C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 0.5-V 8-bit 10-Ms/s Pipelined ADC in 9

✍ Junhua Shen; Kinget, P.R. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 726 KB

A 6-bit 1.2-GS/s low-power flash-ADC in

✍ Sandner, C.; Clara, M.; Santner, A.; Hartig, T.; Kuttner, F. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 801 KB

A 30-mW 8-b 125-MS/s pipelined ADC in 0.

✍ Perry L. Heedley; Kenneth C. Dyer; Thomas W. Matthews; Patrick Isakanian; Chuc T 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 340 KB

A 1-V, 82-dB, 2.5-MS/s, single loop, sin

✍ Yonghong Tao; Libin Yao; Yong Lian 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 581 KB

A 31.3fJ/conversion-step 70.4dB SNDR 30M

✍ Lee, Ho-Young; Lee, Bumha; Moon, Un-Ku 📂 Article 📅 2012 🏛 IEEE ⚖ 313 KB

[IEEE 2009 IEEE Asian Solid-State Circui

✍ Huang, Guan-Ying; Liu, Chun-Cheng; Lin, Ying-Zu; Chang, Soon-Jyh 📂 Article 📅 2009 🏛 IEEE ⚖ 857 KB