✦ LIBER ✦

A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture

✍ Scribed by Miyazaki, D.; Kawahito, S.; Furuta, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 10b 20MS/s Low Power Pipelined A/D Con

✍ Dong HuanZhi; Zhang YingQin 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 568 KB

A 10-b 70-MS/s CMOS D/A converter

✍ Nakamura, Y.; Miki, T.; Maeda, A.; Kondoh, H.; Yazawa, N. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 621 KB

A 10-bit 200-MS/s CMOS parallel pipeline

✍ Sumanen, L.; Waltari, M.; Halonen, K.A.I. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 176 KB

A 10 b 50 MHz pipelined CMOS A/D convert

✍ Yotsuyanagi, M.; Etoh, T.; Hirata, K. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 836 KB

A power-efficient 10-bit 40-MS/s sub-sam

✍ Guanghua Shu; Yao Guo; Junyan Ren; Mingjun Fan; Fan Ye 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 767 KB

A low-power video 10-bit CMOS D/A conver

✍ Yang Xu; Hao Min 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 300 KB