VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development verification, synthesis, and testing of hardware designs; the com
1076-2008 IEEE Standard VHDL. Language Reference Manual
- Publisher
- IEEE
- Year
- 2009
- Tongue
- English
- Leaves
- 639
- Category
- Library
No coin nor oath required. For personal study only.
โฆ Synopsis
Abstract: VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.
Keywords: computer languages, electronic systems, hardware, hardware design, VHDL
โฆ Table of Contents
Electronic instrument transformers for integrated substation systems.pdf......Page 0
IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002) IEEE Standard VHDL Language Reference Manual
......Page 1
Title page
......Page 2
Copyrights
......Page 5
Participants
......Page 6
Contents
......Page 8
1.2 Purpose......Page 14
1.3 Structure and terminology of this standard......Page 15
2. Normative references......Page 18
3.2 Entity declarations......Page 20
3.3 Architecture bodies......Page 23
3.4 Configuration declarations......Page 26
4.2 Subprogram declarations......Page 32
4.3 Subprogram bodies......Page 36
4.5 Subprogram overloading......Page 39
4.6 Resolution functions......Page 42
4.7 Package declarations......Page 43
4.8 Package bodies......Page 44
4.9 Package instantiation declarations......Page 46
4.10 Conformance rules......Page 47
5.1 General......Page 48
5.2 Scalar types......Page 49
5.3 Composite types......Page 57
5.4 Access types......Page 66
5.5 File types......Page 68
5.6 Protected types......Page 71
5.7 String representations......Page 74
6.1 General......Page 76
6.3 Subtype declarations......Page 77
6.4 Objects......Page 79
6.5 Interface declarations......Page 86
6.6 Alias declarations......Page 102
6.7 Attribute declarations......Page 105
6.10 Group declarations......Page 106
6.11 PSL clock declarations......Page 107
7.2 Attribute specification......Page 108
7.3 Configuration specification......Page 111
7.4 Disconnection specification......Page 116
8.1 General......Page 120
8.3 Selected names......Page 121
8.4 Indexed names......Page 124
8.6 Attribute names......Page 125
8.7 External names......Page 126
9.1 General......Page 130
9.2 Operators......Page 131
9.3 Operands......Page 144
9.4 Static expressions......Page 152
9.5 Universal expressions......Page 155
10.2 Wait statement......Page 158
10.3 Assertion statement......Page 160
10.4 Report statement......Page 161
10.5 Signal assignment statement......Page 162
10.6 Variable assignment statement......Page 173
10.7 Procedure call statement......Page 176
10.9 Case statement......Page 177
10.10 Loop statement......Page 179
10.12 Exit statement......Page 180
10.14 Null statement......Page 181
11.2 Block statement......Page 182
11.3 Process statement......Page 183
11.4 Concurrent procedure call statements......Page 185
11.5 Concurrent assertion statements......Page 186
11.6 Concurrent signal assignment statements......Page 187
11.7 Component instantiation statements......Page 189
11.8 Generate statements......Page 195
12.2 Scope of declarations......Page 198
12.3 Visibility......Page 200
12.4 Use clauses......Page 204
12.5 The context of overload resolution......Page 205
13.2 Design libraries......Page 208
13.4 Context clauses......Page 210
13.5 Order of analysis......Page 211
14.2 Elaboration of a design hierarchy......Page 212
14.3 Elaboration of a block, package, or subprogram header......Page 215
14.4 Elaboration of a declarative part......Page 218
14.5 Elaboration of a statement part......Page 223
14.6 Dynamic elaboration......Page 226
14.7 Execution of a model......Page 227
15.2 Character set......Page 238
15.3 Lexical elements, separators, and delimiters......Page 240
15.4 Identifiers......Page 242
15.5 Abstract literals......Page 243
15.7 String literals......Page 244
15.8 Bit string literals......Page 245
15.9 Comments......Page 247
15.10 Reserved words......Page 248
15.11 Tool directives......Page 250
16.2 Predefined attributes......Page 252
16.3 Package STANDARD......Page 267
16.4 Package TEXTIO......Page 281
16.5 Standard environment package......Page 287
16.6 Standard mathematical packages......Page 288
16.7 Standard multivalue logic package......Page 289
16.8 Standard synthesis packages......Page 290
16.10 Fixed-point package......Page 296
16.11 Floating-point package......Page 297
17.2 Organization of the interface......Page 298
17.3 Capability sets......Page 299
17.4 Handles......Page 301
18.2 Information access functions......Page 304
18.3 Property access functions......Page 306
18.4 Access by name function......Page 307
19.2 Formal notation......Page 308
19.3 Class inheritance hierarchy......Page 309
19.4 Name properties......Page 310
19.5 The stdUninstantiated package......Page 323
19.6 The stdHierarchy package......Page 326
19.7 The stdTypes package......Page 333
19.8 The stdExpr package......Page 335
19.9 The stdSpec package......Page 338
19.10 The stdSubprograms package......Page 340
19.11 The stdStmts package......Page 342
19.12 The stdConnectivity package......Page 348
19.14 The stdEngine package......Page 353
19.16 The stdMeta package......Page 354
19.17 The stdTool package......Page 356
19.18 Application contexts......Page 357
20.2 Registration phase......Page 358
20.4 Elaboration phase......Page 364
20.7 Save phase......Page 366
20.9 Reset phase......Page 367
20.10 Termination phase......Page 368
21.2 Callback functions......Page 370
21.3 Callback reasons......Page 372
22.2 Value structures and types......Page 384
22.3 Reading object values......Page 387
22.4 Formatting values......Page 388
22.5 Updating object values......Page 390
22.6 Scheduling transactions on drivers......Page 394
23.2 vhpi_assert......Page 398
23.3 vhpi_check_error......Page 399
23.4 vhpi_compare_handles......Page 401
23.5 vhpi_control......Page 402
23.6 vhpi_create......Page 403
23.7 vhpi_disable_cb......Page 405
23.8 vhpi_enable_cb......Page 406
23.9 vhpi_format_value......Page 407
23.11 vhpi_get_cb_info......Page 409
23.12 vhpi_get_data......Page 410
23.13 vhpi_get_foreignf_info......Page 412
23.14 vhpi_get_next_time......Page 413
23.15 vhpi_get_phys......Page 414
23.17 vhpi_get_str......Page 415
23.18 vhpi_get_time......Page 416
23.19 vhpi_get_value......Page 417
23.20 vhpi_handle......Page 418
23.21 vhpi_handle_by_index......Page 419
23.22 vhpi_handle_by_name......Page 421
23.23 vhpi_is_printable......Page 423
23.24 vhpi_iterator......Page 424
23.25 vhpi_printf......Page 425
23.26 vhpi_protected_call......Page 426
23.27 vhpi_put_data......Page 428
23.28 vhpi_put_value......Page 430
23.29 vhpi_register_cb......Page 431
23.30 vhpi_register_foreignf......Page 432
23.31 vhpi_release_handle......Page 434
23.33 vhpi_scan......Page 435
23.34 vhpi_schedule_transaction......Page 436
23.35 vhpi_vprintf......Page 439
24.1 Protect tool directives......Page 442
Annex A (informative) Description of accompanying files
......Page 460
Annex B (normative) VHPI header file
......Page 464
Annex C (informative) Syntax summary
......Page 490
Annex D (informative) Potentially nonportable constructs......Page 514
Annex E (informative) Changes from IEEE Std 1076-2002......Page 516
Annex F (informative) Features under consideration for removal
......Page 524
Annex G (informative) Guide to use of standard packages......Page 526
Annex H (informative) Guide to use of protect directives
......Page 564
Annex I (informative) Glossary
......Page 570
Annex J (informative) Bibliography
......Page 598
A
......Page 600
B
......Page 602
C
......Page 604
D
......Page 606
E
......Page 609
F
......Page 612
G
......Page 614
H
......Page 615
I
......Page 616
J-K-L
......Page 618
M-N
......Page 620
O
......Page 622
P
......Page 623
Q
......Page 626
R
......Page 627
S
......Page 628
T
......Page 633
U
......Page 635
V
......Page 636
W-X-Z
......Page 639
๐ SIMILAR VOLUMES
VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the co
A standard syntax and semantics for VHDL register transfer level (RTL) synthesis is defined. The subset of IEEE 1076 (VHDL) that is suitable for RTL synthesis is defined, along with the semantics of that subset for the synthesis domain.